Skip to main content
Go to the home page of the European Commission (opens in new window)
English English
CORDIS - EU research results
CORDIS

Validation of European high capacity rad-hard FPGA and software tools

CORDIS provides links to public deliverables and publications of HORIZON projects.

Links to deliverables and publications from FP7 projects, as well as links to some specific result types such as dataset and software, are dynamically retrieved from OpenAIRE .

Deliverables

Periodic progress report 1 (opens in new window)
Report on fault injection (opens in new window)

Report on fault injection Static analysis evaluation of SEE and MCU sensitiveness Check the robustness of the FPGA by implementing a critical design, adding the new SEE monitoring function and checking them by injecting errors at HW level Analysis and recommendation of the FPGA behavior concerning in-flight usage Analyze fault injection experiments contrasted with radiation effects experiments over the same circuits

AGGA4 Portability Performance Report (opens in new window)

GNSS receiver IP portability assessment: Revision and optimization of VHDL code to match the target FPGAs and use their specific HW resources VHDL simulations to assess the integrity of the design after VHDL rework Synthesis, Place and Route the design for the target FPGAs Timing, integration and electrical performances measurement on Evaluation Board for critical functions Performance analysis, speed, area, consumption, comparison with other FPGA technologies Generate the relevant reports

Commercialization exploitation report (opens in new window)
Data package DELTA ESCC Evaluation (opens in new window)

Results on ESSC delta to QML-V qualification flow

IFFT Radix 2 and Radix 4 and Digital Down Converter (DDC) portability study (opens in new window)

IFFT Radix 2 and Radix 4 and Digital Down Converter (DDC) portability study Revision and optimization of VHDL code to match the target FPGAs and use their specific HW resources VHDL simulations to assess the integrity of the design after VHDL rework Synthesis, Place and Route the design for the target FPGAs Timing, integration and electrical performances measurement on Evaluation Board for critical functions Performance analysis, speed, area, consumption, comparison with other FPGA technologies Generate the relevant reports

Benchmark analysis for SEU mitigation driven designs (opens in new window)

Benchmark radiative tests results using Veri-Place features.

Identification of tasks and deliverables leaders report (opens in new window)
SpW/FPU/Motor CTL Portability Performance Report (opens in new window)

SpW/FPU/Motor CTL Portability Performance Report Revision and optimization of VHDL code to match the target FPGAs and use their specific HW resources VHDL simulations to assess the integrity of the design after VHDL rework Synthesis, Place and Route the design for the target FPGAs Timing, integration and electrical performances measurement on Evaluation Board for critical functions Performance analysis, speed, area, consumption, comparison with other FPGA technologies Generate the relevant reports

Systematic FPGA Functions Validation Report (opens in new window)

Report on FPGA functional testing by end-user post IP portability assessment

Final dissemination and exploitation report (opens in new window)
CGA625 Assembly Validation Plan (opens in new window)

CGA625 Assembly Validation Plan Phase 1 Manufacturing capability: PCB design, Manufacturing activities according to the agreed plan; 2 CGA625 soldering, desoldering, Qualification campaign; vibration and 500 cycles, Verification; micro sections, PCB integrity

Periodic progress report 2 (opens in new window)
Data package QML-V lot 1 qualification CQFP 352 (opens in new window)

results on QML-V lot 1 qualification flow

Periodic progress report 3 (opens in new window)

Final report

Report of the test vehicles useable for a radiation test using University of Sevilla facilities. Simulate the possible effects over the target technology. (opens in new window)

Report of the test vehicles useable for a radiation test using University of Sevilla facilities. Simulate the possible effects over the target technology.

Dissemination and exploitation progress reports 2 (opens in new window)
CGA625 Assembly Reliability Report (opens in new window)

CGA625 Assembly Reliability Report Phase 2 Verification program: PCB design, Manufacturing activities according to the agreed plan; 4 CGA625 soldering, desoldering, Qualification campaign; vibration and 1500 cycles with electrical monitoring The tests are done with normal CGA 625 FPGA and not daisy chain.

Final report (opens in new window)

Final report covering the full VEGAs activities and results achieved

Dual use report 2 (opens in new window)
Dual use report 1 (opens in new window)
Perform and reporting of radiation tests (opens in new window)

Do the radiative tests and write results report

FPGA Portability, Performance and Package Assembly Summary report (opens in new window)

FPGA Portability, Performance and Package Assembly Summary report Final report on FPGA performance and reliability

Analyze the obtained results (opens in new window)

Analyze results on fault injection + radiative test

Dissemination and exploitation plan presentation (opens in new window)
Data package characterization report (opens in new window)

Report on full characterisation under QML-V flow

Report on developed IPs (opens in new window)

IPs to be developped for NanoXmap software DSP integration with high level tools (SimuLink) DDR3 Dual clock FIFO

Dissemination and exploitation progress reports 1 (opens in new window)

Publications

SW-VHDL Co-Verification Environment Using Open Source Tools (opens in new window)

Author(s): Maria Muñoz-Quijada, Luis Sanz, Hipolito Guzman-Miranda
Published in: Electronics, Issue 9/12, 2020, Page(s) 2104, ISSN 2079-9292
Publisher: Electronics (MDPI)
DOI: 10.3390/electronics9122104

Fine-Grain Circuit Hardening Through VHDL Datatype Substitution (opens in new window)

Author(s): Maria Muñoz-Quijada, Samuel Sanchez-Barea, Daniel Vela-Calderon, Hipolito Guzman-Miranda
Published in: Electronics, Issue 8/1, 2019, Page(s) 24, ISSN 2079-9292
Publisher: Electronics (MDPI)
DOI: 10.3390/electronics8010024

A Virtual Device for Simulation-Based Fault Injection (opens in new window)

Author(s): Maria Muñoz-Quijada, Luis Sanz, Hipolito Guzman-Miranda
Published in: Electronics, Issue 9/12, 2020, Page(s) 1989, ISSN 2079-9292
Publisher: Electronics (MDPI)
DOI: 10.3390/electronics9121989

Fine-Grain Circuit Hardening Through VHDL Datatype Substitution

Author(s): Maria Muñoz-Quijada, Samuel Sanchez-Barea, Daniel Vela-Calderon and Hipolito Guzman-Miranda
Published in: Radiation Tolerant Electronics, 2019
Publisher: Paul Leroux

Harsher-than-space: Fault injection and user-based RHBD in the age of rad-tolerant and rad-hard devices

Author(s): Hipólito Guzmán-Miranda, María Muñoz-Quijada, José R. García-Oya, Jorge Jiménez-Sánchez, Luis Sanz, Fernando Márquez-Lasso, Fernando Muñoz
Published in: 5th SEFUW (SpacE FPGA Users Workshop), 2020
Publisher: ESA

Fault injection for space: FT-Unshades2 updates, experiences and roadmap

Author(s): Hipólito Guzmán-Miranda, María Muñoz-Quijada, Luis Sanz
Published in: 4th SEFUW (SpacE FPGA Users Workshop), 2018
Publisher: ESA

Searching for OpenAIRE data...

There was an error trying to search data from OpenAIRE

No results available

My booklet 0 0