Skip to main content
Weiter zur Homepage der Europäischen Kommission (öffnet in neuem Fenster)
Deutsch de
CORDIS - Forschungsergebnisse der EU
CORDIS
Inhalt archiviert am 2024-06-18

Efficient Silicon Multi-Chip System-in-Package Integration - Reliability, Failure Analysis and Test

Ziel

The ENIAC JU project ESiP is addressing the issues of reliability, failure analysis and testing in innovative system-in-package (SiP) solutions. Highly integrated systems with greater miniaturisation and increased functionality open new markets and improve the quality of life through a wide range of applications. In particular, higher systems integration technologies using multi-chip packaging, through-silicon via technologies or package-stacking approaches are growing in importance. Market studies show that SiP devices will have an average growth of 10 to 20% per year over the next five years.

Wissenschaftliches Gebiet (EuroSciVoc)

Programm/Programme

Thema/Themen

Aufforderung zur Vorschlagseinreichung

ENIAC-2009-1
Andere Projekte für diesen Aufruf anzeigen

Finanzierungsplan

JTI-CP-ENIAC - Joint Technology Initiatives - Collaborative Project (ENIAC)

Koordinator

INFINEON TECHNOLOGIES AG
EU-Beitrag
€ 634 152,00
Adresse
AM CAMPEON 1-15
85579 Neubiberg
Deutschland
Region
Bayern Oberbayern München, Landkreis
Aktivitätstyp
Private for-profit entities (excluding Higher or Secondary Education Establishments)
Links
Gesamtkosten
Keine Daten

Beteiligte (39)